Min. : 1
Mult. : 1
Not available to buy on line? Want the lower wholesale price? Please
sendRFQ, we will
respond immediately
Z8S18010PEG
IXYS Zilog Z8S18010PEG technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.
| Mount | Through Hole | |
| Package / Case | 64-DIP (0.750, 19.05mm) | |
| Number of Pins | 60Pins | |
| Memory Types | ROMless | |
| Operating Temperature | -40°C~100°C TA | |
| Packaging | Tube | |
| Series | Z180 | |
| Published | 2000 | |
| JESD-609 Code | e3 | |
| Pbfree Code | yes | |
| Part Status | Obsolete | |
| Moisture Sensitivity Level (MSL) | 1 (Unlimited) | |
| Number of Terminations | 64Terminations | |
| Terminal Finish | MATTE TIN | |
| Terminal Position | DUAL | |
| Supply Voltage | 5V | |
| Terminal Pitch | 1.78mm | |
| Frequency | 10MHz | |
| Pin Count | 64 | |
| JESD-30 Code | R-PDIP-T64 | |
| Operating Supply Voltage | 5V | |
| Voltage | 5V | |
| Interface | SCI | |
| uPs/uCs/Peripheral ICs Type | MICROPROCESSOR | |
| Core Processor | Z8S180 | |
| Bit Size | 8 | |
| Data Bus Width | 8b | |
| Number of Timers/Counters | 2Timers/Counters | |
| Address Bus Width | 19 | |
| Core Architecture | Z8 | |
| Boundary Scan | NO | |
| Low Power Mode | YES | |
| Format | FIXED POINT | |
| Integrated Cache | NO | |
| Voltage - I/O | 5.0V | |
| Number of Cores/Bus Width | 1 Core 8-Bit | |
| Graphics Acceleration | No | |
| RAM Controllers | DRAM | |
| Additional Interfaces | ASCI, CSIO, UART | |
| Length | 57.785mm | |
| Height Seated (Max) | 5.01mm | |
| RoHS Status | ROHS3 Compliant | |
| Lead Free | Lead Free |
Z8S18010PEG
Download datasheets and manufacturer documentation for Z8S18010PEG
- DatasheetsZ8S18010PEG-Zilog-datasheet-24289.pdf
- PCN Obsolescence/ EOL48/64 DIP EOL 04/Jun/2015
:
0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ



