:
26 Min. : 1
Mult. : 1
Not available to buy on line? Want the lower wholesale price? Please
sendRFQ, we will
respond immediately
Z16C3010VEC
IXYS Zilog Z16C3010VEC technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.
| Package / Case | 68-LCC (J-Lead) | |
| Surface Mount | YES | |
| Operating Temperature | -40°C~85°C | |
| Packaging | Tube | |
| Series | USC® | |
| Published | 2000 | |
| JESD-609 Code | e0 | |
| Part Status | Obsolete | |
| Moisture Sensitivity Level (MSL) | 3 (168 Hours) | |
| Number of Terminations | 68Terminations | |
| Terminal Finish | Tin/Lead (Sn85Pb15) | |
| HTS Code | 8542.31.00.01 | |
| Voltage - Supply | 4.5V~5.5V | |
| Terminal Position | QUAD | |
| Terminal Form | J BEND | |
| Peak Reflow Temperature (Cel) | 225 | |
| Supply Voltage | 5V | |
| Terminal Pitch | 1.27mm | |
| Time@Peak Reflow Temperature-Max (s) | 30 | |
| Base Part Number | Z16C30 | |
| JESD-30 Code | S-PQCC-J68 | |
| Function | Controller | |
| Qualification Status | Not Qualified | |
| Power Supplies | 5V | |
| Operating Supply Current | 7mA | |
| Clock Frequency | 20MHz | |
| Address Bus Width | 16 | |
| Boundary Scan | NO | |
| Low Power Mode | NO | |
| External Data Bus Width | 16 | |
| Number of Serial I/Os | 2Serial I/Os | |
| Bus Compatibility | 8X86; 680X0 | |
| Data Transfer Rate-Max | 1.25 MBps | |
| Communication Protocol | ASYNC, BIT; SYNC, BYTE; SYNC, HDLC; SYNC, SDLC; BISYNC; EXT SYNC; BISYNC TRANSPARENT; NBIP | |
| Data Encoding/Decoding Method | NRZ; NRZI-MARK; NRZI-SPACE; BIPH-MARK(FM1); BIPH-SPACE(FM0); BIPH-LEVEL(MANCHESTER); DIFF BIPH-LEVEL | |
| Length | 24.23mm | |
| Height Seated (Max) | 4.57mm | |
| Width | 24.23mm | |
| RoHS Status | Non-RoHS Compliant | |
| Lead Free | Contains Lead |
Z16C3010VEC
Download datasheets and manufacturer documentation for Z16C3010VEC
- DatasheetsZ16C3010VEC-Zilog-datasheet-16819.pdf SCC Flyer
:
0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ



