74LVC138APW,118 Tech Specifications

NXP  74LVC138APW,118 technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

ECCN (US) EAR99
HTS 8542.39.00.01
Logic Family LVC
Demultiplexing Capability 1-of-8
Number of Elements per Chip 1
Number of Element Inputs 3Element Inputs
Number of Input Enables per Element 3Input Enables per Elements
Number of Element Outputs 8Element Outputs
Number of Output Enables per Element 0
Maximum Propagation Delay Time @ Maximum CL (ns) 2.7(Typ)@3.3V|3.2(Typ)@2.7V
Absolute Propagation Delay Time (ns) 12.8
Process Technology CMOS
Maximum Low Level Output Current (mA) 24
Maximum High Level Output Current (mA) -24
Minimum Operating Supply Voltage (V) 1.2
Typical Operating Supply Voltage (V) 2.5|1.8|3.3
Maximum Operating Supply Voltage (V) 3.6
Tolerant I/Os (V) 5 Inputs
Maximum Quiescent Current (mA) 0.0001(Typ)
Propagation Delay Test Condition (pF) 50
Minimum Operating Temperature (°C) -40
Maximum Operating Temperature (°C) 125
Supplier Package TSSOP
Mounting Surface Mount
Package Height 0.95(Max)
Package Length 5.1(Max)
Package Width 4.5(Max)
PCB changed 16
Package Bulk
Base Product Number 74LVC138
Mfr NXP USA Inc.
Product Status Active
Packaging Tape and Reel
Series *
Part Status Active
Pin Count 16
Polarity Inverting
Logic Function Decoder/Demultiplexer
RoHS Status RoHS Compliant
View Similar

74LVC138APW,118 Documents

Download datasheets and manufacturer documentation for   74LVC138APW,118

74LVC138APW,118 brand manufacturers: NXP Semiconductors, Twicea stock, 74LVC138APW,118 reference price.NXP Semiconductors. 74LVC138APW,118 parameters, 74LVC138APW,118 Datasheet PDF and pin diagram description download.You can use the 74LVC138APW,118 Logic - Specialty Logic, DSP Datesheet PDF, find 74LVC138APW,118 pin diagram and circuit diagram and usage method of function,74LVC138APW,118 electronics tutorials.You can download from the Twicea.