- All Products
- Integrated Circuits (ICs)
- Memory
- DS28E01P-100 T
In Stock
:
12000 Min. : 1
Mult. : 1
Not available to buy on line? Want the lower wholesale price? Please
sendRFQ, we will
respond immediately
DS28E01P-100 T Tech Specifications
Maxim Integrated DS28E01P-100 T technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.
| Factory Lead Time | 9 Weeks | |
| Contact Plating | Tin | |
| Mounting Type | Surface Mount | |
| Package / Case | 6-LSOJ (0.148, 3.76mm Width) | |
| Surface Mount | YES | |
| Number of Pins | 6Pins | |
| Memory Types | Non-Volatile | |
| Operating Temperature | -40°C~85°C TA | |
| Packaging | Tape & Reel (TR) | |
| Published | 2006 | |
| JESD-609 Code | e3 | |
| Pbfree Code | yes | |
| Part Status | Active | |
| Moisture Sensitivity Level (MSL) | 1 (Unlimited) | |
| Number of Terminations | 6Terminations | |
| ECCN Code | EAR99 | |
| HTS Code | 8542.32.00.51 | |
| Voltage - Supply | 2.85V~5.25V | |
| Terminal Position | DUAL | |
| Peak Reflow Temperature (Cel) | 260 | |
| Number of Functions | 1Function | |
| Terminal Pitch | 1.27mm | |
| Time@Peak Reflow Temperature-Max (s) | 30 | |
| Base Part Number | DS28E01 | |
| Pin Count | 6 | |
| Supply Voltage-Max (Vsup) | 5.25V | |
| Power Supplies | 3/5V | |
| Supply Voltage-Min (Vsup) | 2.8V | |
| Interface | Serial | |
| Memory Size | 1Kb 256 x 4 | |
| Access Time | 2μs | |
| Memory Format | EEPROM | |
| Memory Interface | 1-Wire® | |
| Organization | 1KX1 | |
| Memory Width | 1 | |
| Density | 1 kb | |
| Endurance | 50000 Write/Erase Cycles | |
| Data Retention Time-Min | 40 | |
| Length | 3.94mm | |
| Height Seated (Max) | 1.5mm | |
| REACH SVHC | Unknown | |
| Radiation Hardening | No | |
| RoHS Status | ROHS3 Compliant |
DS28E01P-100 T Documents
Download datasheets and manufacturer documentation for DS28E01P-100 T
- DatasheetsDS28E01-100 Abridged Datasheet
- Environmental InformationMaterial Declaration DS28E01P-100 T
- Application NotesProtect Your FPGA Against Piracy: Cost-Effective Authentication Scheme Protects IP in SRAM-Based FPGA Designs How to Power the Extended Features of 1-Wire?? Devices Xilinx? FPGA IFF Copy Protection with 1-Wire? SHA-1 Secure Memories How to Build a 1-Wire? Evaluation Kit
- ConflictMineralStatementMaxim-Integrated-company-65.pdf
Index :
0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ



